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Abstract. This paper is in continuation with the very re-
cent work of Prasad et al. [14], wherein new realizations
of grounded and floating positive inductor simulator using
current differencing transconductance amplifier (CDTA) are
reported. The focus of the paper is to provide alternate re-
alizations of lossless, both positive and negative inductor
simulators (PIS and NIS) in grounded form using z-copy
current-controlled current inverting transconductance am-
plifier (ZC-CCCITA), which can be considered as a deriva-
tive of CDTA, wherein the current differencing unit (CDU)
is reduced to a current-controlled current inverting unit.
We demonstrate that only a single ZC-CCCITA and one
grounded capacitor are sufficient to realize grounded loss-
less PIS or NIS. The proposed circuits are resistorless whose
parameters can be controlled through the bias currents. The
workability of the proposed PIS is validated by SPICE sim-
ulations on three RLC prototypes.
Keywords
Positive inductor simulator (PIS), negative inductor
simulator (NIS), grounded lossless inductor, z-copy
current-controlled current inverting transconductance
amplifier (ZC-CCCITA).
1. Introduction
An inductor is a required element in circuit design
and can be used in many blocks such as filters, oscillators,
phase shifters and impedance matching circuitry. Conven-
tional spiral inductors directly made on chip occupy sig-
nificant chip area and therefore are too costly and suffer
from substrate resistive losses and capacitive couplings. In
addition, process tolerances lead to component variations,
which cannot easily be tuned in the passive case [1]. Due
to these disadvantages, active element-based inductor design
has been very desirable to designers. During the last few
years, various grounded inductors have been created using
different high-performance active building blocks (ABBs),
such as minus-type modified inverting first- and second-
generation current conveyor (MICCI–/MICCII–) [2], [3],
gain-variable third-generation current conveyor (GVCCIII)
[4], dual-X second-generation current conveyor (DXCCII)
[5]–[7], differential voltage current conveyor (DVCC) [8],
current-feedback operational amplifier (CFOA) [9], [10],
positive four-terminal-floating-nullor (PFTFN) [11], differ-
ential difference operational mirrored amplifier (DDOMA)
[12], and modified dual-output differential difference current
conveyor (MDO-DDCC) [13]. A literature survey shows
that a large number of grounded inductor realizations based
on current conveyors have been proposed, and in general,
possess some weaknesses. Although the circuits reported
in [2], [3], and [4] realize pure inductance with only one
MICCI–, MICCII–, or GVCCIII, respectively, in addition to
a grounded resistor all of the circuits employ a floating re-
sistor and a floating capacitor. Similarly, the DXCCII-based
inductor simulators in [5]–[7] also consist of floating capac-
itor and one or two floating resistors. In [8] proposed cir-
cuits employing single DVCC, grounded capacitor, and both
floating and grounded resistor can simulate grounded, both
series and parallel R-L immitances. However, in some ap-
plications the lossy term of circuits can be disadvantageous.
Similar lossy inductors are presented in [9]. None of cir-
cuits can realize positive one, moreover, in circuit Fig. 2(d)
of [9] critical capacitance matching is required. In another
CFOA-based grounded inductor simulator [10] the intrinsic
capacitance of the Analog Devices AD844 IC is used in-
stead of external capacitor. The PFTFN-based inductor [11]
requires component matching constraint. The grounded in-
ductor in [12] consists of three DDOMAs, one NMOS, and
only grounded passive elements. In recently published paper
[13] authors present a lossless grounded inductor using sin-
gle MDO-DDCC, two resistors, and one grounded capacitor.
Since the MDO-DDCC is a non-tunable active element, the
proposed circuit can be considered as a minimal configura-
tion in terms of number of active and passive elements used.
Although this circuit seems to be very attractive inductance
simulator, the floating resistor brings a drawback to it.
Our short study showed that none of the above listed lit-
erature present resistorless lossless grounded inductor sim-
ulator. In [14], which is one of the most recent reports
on current differencing transconductance amplifier (CDTA)
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[15]–[22], authors propose resistorless simulators, both in
grounded and floating form. The circuit in Fig. 2 of [14]
describes nearly the same floating lossless inductor simula-
tor as the topology in Fig. 2(b) of [16], only the input and
output terminals of active elements were suitably changed.
The grounded simulator in Fig. 1 of [14] is based on the
grounded lossless inductor already presented in [17] (see
the passive prototype in Fig. 3 and its active equivalent in
Fig. 4). The modifications proposed in [14] consist in adding
feedforward and feedback paths that, however compared to
the solution presented in [17], reduce the final value of the
equivalent inductor by four. The proposed grounded induc-
tor simulators in [14] and [17] employ grounded capacitor,
which is very desirable for monolithic integration. However,
the use of two active elements increases the chip area of the
circuit and is not that economical. Therefore, the motiva-
tion of this paper is to reduce the number of ABBs in in-
ductor simulators. In particular, we restrict the current paper
to the realization of resistorless lossless grounded inductors,
but unlike in [14] and [17] we provide realizations for both
positive and negative inductor simulator (PIS and NIS). For
this purpose a new active building block called the z-copy
current-controlled current inverting transconductance ampli-
fier (ZC-CCCITA) is used, which is a derivative of the con-
ventional ZC-CITA [23] and additionally enables to change
the intrinsic resistance of the active element by means of ex-
ternal current leading to control the value of the equivalent
inductor. In the proposed circuits of PIS and NIS one ZC-
CCCITA and one grounded capacitor are only required. The
workability of the proposed PIS was verified by SPICE sim-
ulations using Taiwan Semiconductor Manufacturing Com-
pany (TSMC) 0.35 µm level-3 CMOS process parameters
[24].
2. Circuit Description
The ZC-CCCITA essentially consists of an input neg-
ative current-controlled current follower (i.e. current-
controlled current inverter) stage that transfers the input cur-
rent to the z and zc terminals and a transconductance ampli-
fier stage, which converts the voltage at the z terminal to out-
put current at the x terminal. The intention of using this ABB
is that in several cases the CDU of the CDTA is just reduced
to either current following or current inverting unit, since in
many applications both p and n terminals of CDTA are not
used or required simultaneously. Even in the floating induc-
tor proposed in [14] n terminals of CDTA1 and CDTA2 are
not used. The circuit symbol and behavioral model of ZC-
CCCITA are shown in Fig. 1 and the characterizing equa-
tions are as follows:
v f = R f i f , iz = izc =−i f , ix+ = gmvz, ix− =−gmvz. (1)
In (1), the R f and gm represent the intrinsic resistance
of f terminal and transconductance from the z terminal to x+
and x− terminals, respectively. For CMOS implementation
of ZC-CCCITA (Fig. 8), the intrinsic resistance is given as:
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Fig. 1. (a) Circuit symbol and (b) behavioral model of ZC-
CCCITA.
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Fig. 2. Proposed grounded lossless (a) positive and (b) negative
inductance simulators.
R f =
√
1
8k1IO
, where k1 = µpCox
(
W
L
)
3,4
= µnCox
(
W
L
)
1,2
(2)
and the transconductance is given as:
gm =
√
k2IB where k2 = µnCox
(
W
L
)
20,21
. (3)
Here the ki = µp,nCox (W/L) j for i = 1,2 is the physical pa-
rameter of the corresponding MOS transistor j (Cox is the
gate oxide capacitance per unit area, µp,n is the electron mo-
bility in the channel, W and L are the channel width and
length), the IO is the bias current to control the intrinsic re-
sistance of the input terminal f , and the IB is the control cur-
rent adjusting the transconductance gm of the ZC-CCCITA.
It should be also noted that the signs of the currents for the
current inverter stage are in accordance with the generalized
current follower (GCF) stage in [25], [26] (the currents are
flowing into the terminals) and is opposite to the convention
followed by Biolek et al. in [23].
The proposed realizations of grounded lossless PIS and
NIS are shown in Fig. 2(a) and Fig. 2(b), respectively. Us-
ing (1), routine circuit analysis yields the following input
impedances for both circuits:
Zin1 =−Zin2 = sLeq =
sCR f
gm
=
sC√
8k1k2IOIB
. (4)
From (4) it is obvious that circuits in Fig. 2 represent
lossless positive and negative inductor simulators, respec-
tively. In both circuits it can be also clearly seen that the
inductance value Leq can be adjusted electronically by either
IO and/or IB currents.
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Fig. 3. Model of the ZC-CCCITA including parasitic elements
and intrinsic resistance R f .
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Fig. 4. Proposed grounded lossless PIS in Fig. 2(a) including
dominant parasitics.
3. Non-Ideal Analysis
For a complete analysis, it is important to take into ac-
count parasitics of the active element (Fig. 3). Except of
the intrinsic resistance R f appearing at the terminal f , which
is controllable through the bias current IO of the current in-
verting stage and in our case is requested, following non-
idealities of the ZC-CCCITA can be considered:
• iz =−β1i f and izc =−β2i f , where β1 and β2 represent
current gains that differ from their ideally unity values
by current tracking errors εi (|εi|  1), where i = 1,2.
• The parasitic resistances Rz, Rzc and parasitic capaci-
tances Cz, Czc appearing between the high-impedance z
and zc terminals and ground, respectively.
• The parasitic resistance Rx± and parasitic capacitance
Cx± appearing between the high-impedance x± termi-
nals of the transconductance amplifier and ground.
Here, the following non-ideal analysis will only focus
on the grounded lossless PIS circuit, i.e. Fig. 4. We believe
that it is sufficient since in case of the NIS it involves only
sign change. It is also worth mentioning that the effects of
the parasitic resistances Rz, Rx and capacitances Cz and Cx
are not considered in [14] within deriving the non-ideal val-
ues of the simulated inductance. But, here we consider them,
as they will eventually lead to realization of lossy inductor
rather than lossless inductor as indicated in [14]. Moreover,
important results to improve the quality factor Q of the sim-
ulated lossy inductor are found.
Taking into account the aforementioned non-idealities,
except for the parasitics Rz and Cz, the input impedance of
the circuit from Fig. 4 is given as:
Zin1
′ = Rlossy + sLeq =
1−β2
β1gm
+
R f
β1Rpgm
+
sC′R f
β1gm
=
=
1−β2
β1
√
k2IB
+
1
β1Rp
√
8k1k2IOIB
+
sC′
β1
√
8k1k2IOIB
(5)
where Rp = Rzc||Rx− and C′ = C +Czc +Cx−, respectively.
Equation (5) clearly indicates that there is a lossy term (resis-
tance) in the simulated impedance and thus the quality factor
of the inductor is not infinite, but found to be:
QL =
ωLeq
Rlossy
=
ωC′RpR f
Rp(1−β2)+R f =
ωC′Rp[
Rp
√
8k1IO(1−β2)
]
+1
.
(6)
To increase the quality factor of the simulated induc-
tor, the lossy term needs to be minimized and this can be
achieved by:
(i) making the β2 very close to unity (by using high-output
resistance current mirrors) and,
(ii) choosing R f  Rp, i.e.
√
1
8k1IO
 Rp.
Assuming now the lossy term being minimized, the in-
put impedance Zin1
′ approximates to the inductance of value
Leq =
C′R f
β1gm
= C
′
β1
√
8k1k2IOIB
. In practice, the external capacitor
is chosen such that C  Czc +Cx−.
Till now, we have neglected the effects of parasitics Rz
and Cz. Taking them into account we get the input admit-
tance as:
Yin1 =
1
Rz
+ sCz +
1
sLeq
=
1
Rz
+ sCz +
β1
√
8k1k2IOIB
sC′
. (7)
Assuming the operating frequency f  1/2pi ×
min
{
β1Rz(8k1k2IOIB)1/2
C′ ,
[
β1(8k1k2IOIB)1/2
C′Cz
]1/2}
, the upper fre-
quency potential of the circuit is limited. However, the ef-
fects of the parasitics on the simulated inductance can be
sufficiently reduced by techniques proposed in [27].
4. Application Examples
4.1 Fourth-Order High-Pass Filter Design
To illustrate an application of the proposed grounded
lossless PIS, it is used in an fourth-order high-pass filter
(HPF) realization [11]. The passive RLC prototype is shown
in Fig. 5(a) and its transfer function is given by:
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Fig. 5. (a) Fourth-order high-pass filter prototype with Butter-
worth response and (b) the transformed equivalent circuit
diagram.
KHPF(s) =
Vout
Vin
=
s4
a4s4 +a3s3 +a2s2 +a1s+a0
(8)
where
a4 = 1+
RS
RL
,
a3 =
RS
L1
+
RS
L2
+
1
C1RL
+
1
C2RL
,
a2 =
1
L1C1
+
1
L2C1
+
1
L2C2
,
a1 =
1
L1C1RLC2
+
RS
L1L2C2
,
a0 =
1
L1L2C1C2
.
(9)
The transformed equivalent active circuit using the pro-
posed grounded lossless PIS is shown in Fig. 5(b). Here the
L1 and L2 are CL1√8k1k2IO1IB1 and
CL2√
8k1k2IO2IB2
, respectively.
4.2 Second-Order Band-Pass Filter Design
The workability of the proposed grounded lossless
PIS has also been verified by designing second-order band-
pass filter (BPF) [14]. The passive RLC BPF is shown in
Fig. 6(a) and the appropriate active circuit using the pro-
posed grounded lossless PIS is shown in Fig. 6(b). Routine
circuit analysis yields the following voltage transfer function
of the BPF:
KBPF(s) =
Vout
Vin
=
s 1CR
s2 + s 1CR +
1
LC
=
s 1CR
s2 + s 1CR +
√
8k1k2IOIB
CLC
.
(10)
The natural angular frequency ω0, the quality factor Q,
and the bandwidth BW (ω0/Q) of the BPF can be found as:
R
LVin VoutC
10 k
1 nF 1 mH
(a)
R
Vin Vout
f
ZC-CCCITA
x–
IO IB
zc
z
CL
C
(b)
Fig. 6. (a) Second-order band-pass filter prototype and (b) the
transformed equivalent circuit diagram.
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Fig. 7. (a) Quadrature oscillator prototype and (b) the trans-
formed equivalent circuit diagram.
ω0 =
√
1
LC
=
(8k1k2IOIB)1/4
(CLC)1/2
, (11)
Q = R
√
C
L
= R
[
C(8k1k2IOIB)1/2
CL
]1/2
, (12)
BW =
1
CR
. (13)
The active and passive sensitivities of the filter param-
eters are following:
Sω0k1,k2,IO,IB =
1
4
, Sω0CL,C =−
1
2
, Sω0R = 0, (14)
SQk1,k2,IO,IB =
1
4
, SQC =−SQCL =
1
2
, SQR = 1, (15)
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Fig. 8. CMOS internal structure of ZC-CCCITA.
SBWC,R =−1, SBWk1,k2,IO,IB,CL = 0. (16)
Equations (14)–(16) indicate that all the passive and ac-
tive sensitivities are not more than unity in absolute value,
and hence, the proposed circuit exhibits an attractive sensi-
tivity performance.
4.3 Quadrature Oscillator Design
The third application of proposed grounded lossless
PIS is quadrature oscillator (QO). Quadrature sinusoidal os-
cillators are important circuits for various communication
applications, wherein there is a requirement of multiple si-
nusoids that are 90◦ phase shifted, e.g. in quadrature mixers
and single-sideband modulators, or for measurement pur-
poses in the vector generator or selective voltmeters [28].
Therefore, QOs are widely used in many communication,
signal processing, and instrumentation systems [29]–[31].
Fig. 7(a) shows the realization of the oscillator, which is
a parallel connection of a capacitor, positive inductor, posi-
tive resistor and negative resistor, respectively. The appropri-
ate active QO using the proposed grounded lossless PIS and
ZC-CCCITA-based negative resistor is shown in Fig. 7(b).
Routine circuit analysis yields the following characteristic
equation (CE):
CE : s2CLCRR f 1 +R f 1sCL(1−gm2R)+gm1R = 0. (17)
From (17) the condition of oscillation (CO) and the fre-
quency of oscillation (FO) can be evaluated as:
CO : gm2R≥ 1 or R
√
k2IB2 ≥ 1, (18)
FO : ω0 =
√
gm1
CLCR f 1
=
(8k1k2IO1IB1)1/4
(CLC)1/2
. (19)
From (18) and (19) it is clear that the CO can be con-
trolled independently of FO by means of varying the control
current IB2 and the FO can be controlled via the bias current
IO1 and/or by adjusting the control current IB1, respectively.
Thus, the proposed oscillator provides independent control
of the CO and the FO. The relationship between the output
voltages can be given as:
Vout2 =− jk′Vout1 (20)
where
k′ =
gm1
ω0CL
=
√
k2IB1
ω0CL
, (21)
ensuring the output voltages Vout1 and Vout2 to be quadrature
(the phase difference φ = 90◦) and have equal amplitudes if
k′ = 1.
5. Simulation Results
To verify the theoretical analyses, the proposed
grounded lossless PIS in Fig. 2(a), filter, and oscillator ex-
amples in Figs. 5(b), 6(b), and 7(b) have been simulated
using SPICE software. The CMOS implementation of the
ZC-CCCITA is shown in Fig. 8. In the design, transistors
are modeled by the TSMC 0.35 µm level-3 CMOS pro-
cess parameters [24]. Dimensions of transistors are listed
in Tab. 1. The DC power supply voltages are equal to
+VDD = –VSS = 1.5 V and V1 =V2 = 0 V. Simulated intrinsic
resistance at input terminal R f and transconductance value
gm relative to IO and IB, respectively, are shown in Fig. 9.
PMOS transistors W(µm)/L(µm)
M3, M4 60/0.35
M5–M7 30/2
M8–M12, M11
′
, M12
′
30/1
M22, M23 2/0.5
M28–M31 8/0.5
NMOS transistors W(µm)/L(µm)
M1, M2 20/0.35
M13–M19, M18
′
, M19
′
10/1
M20, M21 5/0.5
M24–M27 2/0.5
Tab. 1. Transistor dimensions of the ZC-CCCITA.
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 Fig. 9. Intrinsic resistance at input terminal R f relative to IO and
transconductance value gm relative to IB.Fig. 10 
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 Fig. 10. Theoretical and simulated magnitude and phase re-
sponses of the impedance of the proposed grounded
lossless PIS relative to frequency for Leq = 1 mH.
The proposed grounded lossless PIS shown in Fig. 2(a)
is simulated with the following active parameters and pas-
sive element values: IO = 12.5 µA, IB = 36 µA, and C = 1 nF
which results in Leq = 1 mH. The theoretical and simulated
magnitude and phase responses are shown in Fig. 10. As it
can be seen from Fig. 10, the magnitude of impedance in-
creases with the frequency. Due to parasitic elements re-
stricting the performance of the proposed PIS the useful
frequency ranges is about 14 kHz up to 21 MHz. Wider
operating frequency ranges can be achieved using parasitic
impedance reduction techniques proposed in [27]. Fig. 11
shows impedance values relative to frequency of the PIS
with different IB. It confirms that the simulated inductance
can be adjusted by control the IB current of the ZC-CCCITA.
Fig. 11 
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Fig. 11. Simulated magnitude responses of the impedance of the
grounded lossless PIS relative to frequency for different
IB.
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 Fig. 12. Theoretical and simulated magnitude responses of the
fourth-order HPF.
To design the fourth-order high-pass filter for a cut-off
frequency of f0 = 50 kHz with the Butterworth approxima-
tion, the normalized design ( f0 = 1 Hz) was obtained with
the following component values: RS = RL = 1 Ω, L1 = L2 =
0.1217 H, C1 = 0.2768 F, and C2 = 0.0780 F. To get the re-
quired cut-off frequency, appropriate frequency scaling has
been performed. The resulting values of the components
have been found to be as shown in Fig. 5(a) [11]. The de-
rived equivalent filter in Fig. 5(b) has been designed by using
two simulated inductors with values L1 = L2 = 2.436 mH
(IO1 = IO2 = 12.5 µA, IB1 = IB2 = 36 µA, and CL1 = CL2 =
2.436 nF). Fig. 12 compares the magnitude response of the
simulated high-pass filter with passive inductor and simu-
lated inductor.
The second-order band-pass filter from Fig. 6(b)
has been simulated for the characteristic frequency
f0 = ω0/2pi∼= 159.15 kHz and the quality factor Q = 10. The
passive component values are shown in Fig. 6(a). The in-
ductor simulator is realized with the following active param-
eters and passive element values: IO = 12.5 µA, IB = 36 µA,
and CL = 1 nF to obtain the required L = 1 mH. Ideal and
simulated magnitude responses of the second-order BPF are
shown in Fig. 13(a). Additionally, the transient simulation
result of the filter with Q = 1 (in Fig. 6 the R = 1 kΩ) is
shown in Fig. 13(b) in which a sinusoidal input voltage sig-
nal with 100 mV peak value at 159.15 kHz is applied to the
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Fig. 13. (a) Theoretical and simulated magnitude responses,
(b) time-domain responses and (c) THD of the proposed
second-order BPF at 159.15 kHz.
filter. In order to investigate distortion of the proposed BPF,
the total harmonic distortion (THD) at 159.15 kHz has been
simulated and the results are shown in Fig. 13(c).
The proposed quadrature oscillator is shown in
Fig. 7(b). To obtain the sinusoidal output waveforms with
the oscillation frequency of f0 = ω0/2pi ∼= 159.15 kHz, the
following active parameters and the passive element values
have been chosen: IO1 = 12.5 µA, IB1 = 36 µA, CL = 1 nF
(to obtain the required L = 1 mH), C = 1 nF, R = 1 kΩ,
IO2 = 12.5 µA, and IB2 = 36 µA, respectively. In practice, to
ensure the startup (build-up) of oscillations and subsequently
to satisfy the CO in (18) the value of R is chosen as 1.1 kΩ.
Fig. 15a 
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Fig. 14. (a) Steady state oscillation waveforms of the quadrature
outputs, (b) frequency spectrums, (c) Lissagous figure.
The steady state waveforms of the quadrature voltages are
shown in Fig. 14(a). The generated frequency is 159.05 kHz,
which is in close correspondence with the theoretical value.
Fig. 14(b) shows the simulated frequency spectrums of both
outputs Vout1 and Vout2 with THD values 2.93 % and 2.48 %,
respectively. The quadrature relationship between the gen-
erated waveforms has been verified using Lissagous figure
shown in Fig. 14(c).
The SPICE simulations confirm the feasibility of the
proposed grounded lossless PIS and the results are satisfac-
tory. The small deviations from the theoretical characteris-
tics are mainly caused by the non-ideal behavior of the pro-
posed inductance simulator discussed in Section 3.
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6. Conclusion
The group of CDTA-based inductor simulators in [14]
and [17] are supplemented by new realizations of lossless
grounded positive (PIS) and negative (NIS) inductor simu-
lators. The proposed circuits are resistorless and minimal
in configuration in terms of the number of employed ABBs
and employ only grounded capacitor. The workability of the
proposed grounded lossless PIS has been verified by its use
in three RLC passive prototypes. Although the possibility of
alternate realizations are not ruled out, it is believed that the
proposed circuits here and those in [14] and [17] cover the
most important grounded inductor simulators created using
CDTA or its derivative elements.
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